index - Equipe Secure and Safe Hardware

 

Dernières publications

Chargement de la page

Mots clés

Security services Sensors 3G mobile communication Process variation Image processing ASIC Magnetic tunnel junction Spin transfer torque Countermeasures OCaml Side-Channel Analysis Electromagnetic Dynamic range STT-MRAM Information leakage Signal processing algorithms Formal methods Neural networks Differential power analysis DPA Loop PUF Logic gates Intrusion detection Coq Fault attacks Field programmable gate arrays Security Randomness Linearity Hardware Reverse engineering Side-channel attacks SCA SoC Fault injection attack MRAM Random access memory Power-constant logic Convolution Reliability Mutual Information Analysis MIA Writing Computational modeling EMFI Energy consumption Cryptography Simulation Side-Channel Analysis SCA RSA Application-specific VLSI designs Power demand TRNG Masking Reverse-engineering Authentication GSM Filtering Side-channel attacks Field Programmable Gates Array FPGA Gem5 Side-Channel Attacks SCA PUF Side-channel analysis Estimation Masking countermeasure Resistance Formal proof Protocols Transistors Routing Circuit faults Differential Power Analysis DPA Security and privacy CPA Side-channel attack Memory Controller Fault injection AES Training Machine learning CRT Temperature sensors FDSOI Magnetic tunneling Voltage Receivers Asynchronous Internet of Things DRAM Dual-rail with Precharge Logic DPL Confusion coefficient Costs Hardware security Countermeasure Robustness Aging Switches FPGA Defect modeling Elliptic curve cryptography Lightweight cryptography

 

Documents avec texte intégral

217

Références bibliographiques

433

Open access

Chargement de la page

Collaborations